Regviz

Microchip Technology /ATSAMS70J20 /SCB /CLIDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CLIDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/SCB/CLIDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LEVEL_1)LoC0 (LEVEL_1)LoU

LoU=LEVEL_1, LoC=LEVEL_1

Description

Cache Level ID Register

Fields

LoC

Level of Coherency

0 (LEVEL_1): if neither instruction nor data cache is implemented

1 (LEVEL_2): if either cache is implemented
LoU

Level of Unification

0 (LEVEL_1): if neither instruction nor data cache is implemented

1 (LEVEL_2): if either cache is implemented

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data